Logo image
High performance unstructured spmm computation using tensor cores
Conference proceeding   Open access   Peer reviewed

High performance unstructured spmm computation using tensor cores

P Okanovic, G Kwasniewski, Paolo Sylos Labini, M Besta and T Hoefler
Proceedings of SC24: The International Conference for High Performance Computing, Networking, Storage and Analysis, Atlanta, Georgia, November 17-22, 2024, pp.1-14
2024 International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2024 (Atlanta, 17/11/2024–22/11/2024)
2024
Handle:
https://hdl.handle.net/10863/51378

Abstract

Mathematics of computing Matrix Multiplication SpMM Tensor Cores
High-performance sparse matrix-matrix (SpMM) multiplication is paramount for science and industry, as the ever-increasing sizes of data prohibit using dense data structures. Yet, existing hardware, such as Tensor Cores (TC), is ill-suited for SpMM, as it imposes strict constraints on data structures that cannot be met by unstructured sparsity found in many applications. To address this, we introduce (S)parse (Ma)trix Matrix (T)ensor Core-accelerated (SMaT): a novel SpMM library that utilizes TCs for unstructured sparse matrices. Our block-sparse library leverages the low-level CUDA MMA (matrix-matrix-accumulate) API, maximizing the performance offered by modern GPUs. Algorithmic optimizations such as sparse matrix permutation, further improve performance by minimizing the number of non-zero blocks. The evaluation on NVIDIA A100 shows that SMaT outperforms SotA libraries (DASP, cuSPARSE, and Magicube) by up to 125x (on average 2.6x). SMaT can be used to accelerate many workloads in scientific computing, large model training, inference, and others.
pdf
High_Performance_Unstructured_SpMM_Computation_Using_Tensor_Cores1.69 MBDownloadView
Open Access
pdf
2408.11551v11.33 MBDownloadView
Open Access
url
https://ieeexplore.ieee.org/abstract/document/10793184View

Details

Metrics

1 Record Views
Logo image